Am I seeing meta-stable or what?

Am I seeing meta-stable or what?

Post by Marlbor » Fri, 27 Oct 2006 04:53:11


It happens in a Virtex-E

There's a 1M cycles test pattern on a 10 bit data bus with an ENABLE
signal (high for 1 M cycles) indicates data valid. The pattern is
clocked at 40 MHZ (0_degree)

The data & enable is then fed into an accumulator with input
registered. The ACC does the sum for exact 1M cycles. The ACC and its
input register is clocked with the 90 degree phase shift

The 0_degree and 90_degree clocks are DLL outputs (please dont ask why
it has to cross to the 90 degree). DLL has been locked long time
before ACC start (enbale high)

PAR post timing well passes the 40 MHz constraint

Here's what happens

The accumulator once a while (about 1 out of 100) gives a random wrong
result. If I put another 90 degree clocked register before the ACC,
it fixes the problem. it seems not the setup time violation since 25/4
= 6.25ns is much longer than the requirement
 
 
 

Am I seeing meta-stable or what?

Post by Peter Alfk » Fri, 27 Oct 2006 05:32:45

Whatever it is, it ain't metastability!
Peter Alfke

 
 
 

Am I seeing meta-stable or what?

Post by KJ » Fri, 27 Oct 2006 05:36:56


'it seems not the setup time....' is not very convincing....you've got
a timing problem. Check your constraints, validate that they are
correct and redo your timing analysis....that's my suggestion.

KJ
 
 
 

Am I seeing meta-stable or what?

Post by Philip Fre » Fri, 27 Oct 2006 17:37:14


Your data is only valid for 6.25 ns before the accumulation result
is added to the register. You need a 160 MHz constraint for this,
not 40 MHz.

Your problem is almost certainly a setup problem! The aditional register
proves it.


===================
Philip Freidin
XXXX@XXXXX.COM
Host for WWW.FPGA-FAQ.ORG