CALL FOR PAPERS - MEDEA 2009 WORKSHOP - RALEIGH, NC - USA

CALL FOR PAPERS - MEDEA 2009 WORKSHOP - RALEIGH, NC - USA

Post by Robert » Sun, 21 Jun 2009 18:07:57


....................................................................
Apologies if you have received this CFP multiple times.
.....................................................................
CALL FOR PAPERS
10th edition of MEDEA Workshop - with PACT 2009
MEDEA
MEmory performance: DEaling with Applications, systems and
architecture
(http://garga.iet.unipi.it/medea09/)

September 13, 2009

Raleigh, NC, USA
.....................................................................

SCOPE AND MOTIVATION:
Memory performance is one of the key factors for enabling advanced
applications
and systems. This workshop continues the - now decennal - focus on
techniques
and architectures to unleash such performance.

MEDEA Workshop is a forum for academic and industrial people to meet,
discuss
and exchange their ideas, experience and solutions in the design and
evaluation
of architectures for embedded, commercial and general/special purpose
systems
taking into account memory issues, both directly and indirectly.

Proceedings of the Workshop will be published under ACM ISBN, and
appear also
in the ACM Digital Library. We are trying to host a selection of
papers in a
Computer Architecture Journal (in progress).

TOPICS OF INTEREST include, but are not limited to:
* Memory hierarchy design, analysis and tuning for embedded, general
and
special purpose systems
* New memory challanges and scalability in on-chip Multicore and
System-on-Chip
architectures, development tools and applications
* Memory hierarchy issues for heterogeneous, accelerator-based systems
and
GPGPUs
* Memory bandwidth issues both intra- and inter-chip
* Coherence, consistency and communication management
* Interaction of memory and application parallelism (e.g., ILP, TLP,
DLP)
* Compile/link time memory optimization techniques
* Memory using Network On Chip and Photonic Networks
* Low-Power/Wire Delay design of memory hierarchies
* Hardware and Software support for Transactional Memory
* Academic/industrial experience in high performance, embedded systems
and
memory design


ORGANIZING AND STEERING COMMITTEE:
Sandro Bartolini, Universita' di Siena, Italy
Pierfrancesco Foglia, Universita' di Pisa, Italy
Roberto Giorgi, Universita' di Siena, Italy
Cosimo Antonio Prete, Universita' di Pisa, Italy


PROGRAM COMMITTEE:
Erik Altman, IBM T.J. Watson Research Center, NY, USA
Davide Bertozzi, Universit? di Ferrara, Ferrara, Italy
Alessio Bechini, Universit? di Pisa, Pisa, Italy
Matthias. Blumrich, IBM T.J. Watson Research Center, NY, USA
John Cavazos, University of Delaware, Newark, Delaware, USA
Marcelo Cintra, University of Edinburgh, Edinburgh, UK
Derek Chiou, University of Texas at Austin, TX, USA
Jose' Flich, Universidad Politecnica de Valencia, Valencia, Spain
Bjoern Franke, University of Edinburgh, Edinburgh, UK
Koji Inoue, Kyushu University, Fukuoka, Japan
Timothy Jones, University of Edinburgh, Edinburgh, UK
Krishna Kavi, University of North Texas, Denton, Texas, USA
Hiroaki Kobayashi, Tohoku University, Sendai, Japan
David M. Koppelman, Lousiana State University, Baton Rouge, LA, USA
Aleksandar Milenkovic, University of Alabama, Huntsville, AL, USA
Yang Ni, Intel Corporation, Santa Clara, CA, USA
Toshinori Sato, Fukuoka University, Japan
Per Stenstrom, Chalmers University of Technology, Gothenburg,