creating global nets in analog design environment

creating global nets in analog design environment

Post by PK » Tue, 15 Nov 2005 20:51:38


Hi,

I am trying to create a global net in the 'analog design environment'
or in the virtuoso schematic editor. I would like to create a global
net called _net0

The only global net symbols I find in analogLib or basic are for
vdd-like, vss-like or gnd-like nets. I do not find a symbol that allows
me to choose my own name.

In the analog design environment I did not succeed in specifying global
nets. There does not seem to be a place to do it.

The only work around I have now is in ADE to create the netlist ->
manually edit the input.scs -> do Simulation -> Run in ADE. I also
tried to change in the netlistHeader in the netlist directory. However,
that gets overwritten everytime a schematic is created. It does have a
"global 0" statement though.

This problem originates from simulating an extracted netlist. The
substrate node is extracted as _net0 . At this point changing the
extraction is not an option.

Thanks,

PK
 
 
 

creating global nets in analog design environment

Post by Bernd Fisc » Tue, 15 Nov 2005 22:01:35

You simply create a global net by putting an exclamation mark
direct after the net name 'netName!'.

Think it's also worth to have a look for inherited connections in
the documentation.

Bernd

 
 
 

creating global nets in analog design environment

Post by PK » Wed, 16 Nov 2005 03:26:18

Thanks for your reply. I forgot to mention that I need the global net
to be called _net0 and not something else. I know that I could make
_net0! global. I am starting from an extracted circuit description that
is using the _net0 node and it is not included in the subckt interface
definition. So I am trying to connect to it by making _net0 global.

Thanks,

-- PK
 
 
 

creating global nets in analog design environment

Post by fogh » Wed, 16 Nov 2005 10:33:50


In netlist a global will always (traditionally) have a bang !
If you want to alter the "global" statement made by spectre netlister,
your would have to work on the spectre-direct ADE flowchart or
netlisters. Not worth the trouble, is it ?

Just use any good old text utility and put a bang in the netlist.
 
 
 

creating global nets in analog design environment

Post by PK » Thu, 17 Nov 2005 22:04:12


Sure, still it is disappointing that such a simple task would require
going into the netlisting setup or requires a manual intervention. The
problem with the manual/editor approach is that everytime the netlister
does a full netlist based on the extracted views, you have to repeat
your manual/editing. But it works.

Thanks for the pointers.

-- PK
 
 
 

creating global nets in analog design environment

Post by fogh » Sat, 19 Nov 2005 11:59:12


What you would need rather a global is to access the net with its
hierarchical name like "I0._net0"
I don t know of such feature in composer or spectre though.
 
 
 

creating global nets in analog design environment

Post by Andrew Bec » Sat, 19 Nov 2005 16:01:17


I wrote solution for sourcelink last year which allows you to do this:

11017972 - Creating a component which allows probing down through hierarchy

This only works for spectre, but you can place a component on the schematic with
a hierarchical reference to a net - and then you can make a connection in your
top level testbench to that internal net of a lower block - so you could tie it
to whereever you need to. This would avoid you having to edit the netlist
you're including.

Search for that solution number on sourcelink.cadence.com and you'll find it. It
has an attachment with the component - which is mostly taken care of by a
custom netlisting procedure.

Best Regards,

Andrew.