Hi all.

I'm posting here because I'm getting no response from the guys of

comp.arch.fpga

Maybe this group is more appropriate for some of my questions.

I'm currently trying to understand whether or not it is possible to

implement a 802.11a-compliant OFDM modulator/demodulator on an FPGA.

As far as I understand, the critical part of the project is the

64-point complex FFT with 32 bit floating-point representation (each

real or complex number is represented in 32-bit floating-point).

(Do you agree that this is the most critical part? And what about the

Viterbi decoder?).

The FFT block should perform this calculation in no more than 2.5 us.

I'm not an expert in this field, can anyone help me to understand

whether or not this performance is achievable with the FPGAs currently

available on the market? If yes: can you address me to some specific

FPGA model? If not: what is the critical part of my specifications? (I

suppose the time delay and the floating point spec).

Another question: how can I study the effect of reducing the number of

bits of the floating-point numbers on the trasmitted signal?

These are only some of my current doubts.

I hope we can start a profitable discussion. :-)

Ciao,

Franco

...

I can't help you out with either FPGAs or OFDM.

But a 64-point complex 32bit floating-point FFT can be executed on a

600 MHZ TigerSHARC TS-201 in about 0.96 us. Perhaps such a DSP is a

viable choice for your project (complex floating-point FFT and Viterbi

decoder are standard library routines, so development time should be at

a minimum).

FWIW,

Andor

Hi, Andor!

Andor ha scritto:

Really good to know...

Is this a state-of-the-art dsp?

Ciao,

Franco

Andor ha scritto:

Really good to know...

Is this a state-of-the-art dsp?

Ciao,

Franco

Yes - high clock rate, wide bus and VLIW. To see how the TS-201

compares with other current DSPs, check out:

http://www.yqcomputer.com/

For info on how DSP compares with FPGA:

http://www.yqcomputer.com/

Regards,

Andor

Andor ha scritto:

Thanks again, Andor.

According to the guys of comp.arch.fpga, on an FPGA for OFDM in 802.11a

I have to implement a fixed-point FFT. Then the FFT is not a problem at

all.

Ciao,

Franco

Well, you don't HAVE to implement it in fixed point. You can do it in

floating point on an FPGA, but it really isn't necessary for OFDM and

adds considerable complexity. FWIW, I've developed a

floating point FFT for virtex4 that does ieee single precision floating

point FFTs at 400 MSamples/sec complex continuous data. That's 160ns

for a 64 point FFT. Latency through the pipeline for a fixed size 64

point transform is about 400 (1us) clocks input to output including the

reordering to present data at both ends in natural order.

1. 64-point complex FFT with 32 bit floating-point representation

2. [Newbie] 64-point complex FFT with 32 bit floating-point representation

3. Floating Point Multiplication - 32 and 64 bit differences

4. D2007: Typecasting 32 bit integer/longword to 32 bit single floating point not possible ?!?

5. [CHANGED] VS 64-bit...VS 32-bit and Windows 32-bit on CPU 64-bit

6. Windows 7 64 bit - FileMaker 32 bit: MySQL-driver 64 bit or 32 bit?

7. 32 bit process & 64 bit driver, 32/64 bit pointer?

8. From 32 bit Windows upgrade to 64 bit Windows or 32/64 bit Linux is better?

9. 32-bit Number * 32-bit Number = 64-bit result -> What about 32-bit operators?

10. write 32-bit floating-point image

11. AMD64 floating point performance 32 vs. 64

12. MS Excel/Power Point 2007 using OCX - Windows 7 (32-64 bit) ?

13. Unable to create a restore point,run sfc /scannow,uninstall 64 bits apps,install 32 b

6 post • Page:**1** of **1**